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SUMMARY
This paper proposes the use of double-frequency (DF) buck converter architecture consisting of a merged 
structure of high and low frequency buck cells as a candidate topology for envelope elimination and resto-
ration (EER) applications and integrated power supply of RF power ampliﬁers (RFPA) to obtain favorable 
tradeoffs in terms of efﬁciency, switching ripple, bandwidth, and tracking capability. It is shown that having 
two degrees of freedom in designing the DF buck helps to achieve high efﬁciency, low output ripples, and 
tracking capability with low ripples, simultaneously. A comparison analysis is done with regards to the men-
tioned performance indexes with the standard and three-level buck converters; in addition, the results are 
validated in HSPICE in BSIM3V3 0.35-μm CMOS process. Copyright © 2015 John Wiley & Sons, Ltd.
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RF power ampliﬁers (RFPAs) are the most signiﬁcant power-consuming components in battery-
operated wireless communication systems and, hence, having a high efﬁcient RFPA is one of the
most important concerns. On the other hand, the newer generation of communication systems such
as WCDMA, WLAN, or 4-G applications use spectrum efﬁcient non-constant envelope modulations
and require linear power ampliﬁers, which inherently suffer from lower efﬁciency to amplify the
non-constant envelope signals [1].
Envelope elimination and restoration (EER) technique is one of the most encouraging solutions to
improve the efﬁciency of RFPAs by employing the high-efﬁcient RFPA [2]. This technique, which
is shown in Figure 1(a), is based on the splitting of the input non-constant envelope signal to the
baseband envelope and the constant envelope phase modulation signal. This separation can be done
both digitally before modulating to the carrier frequency using the digital signal processor (DSP),
which is available in transceiver systems, and analogically employing an envelope detector and a
limiter. Then, each of these signals is ampliﬁed in a high efﬁcient manner and then an efﬁcient
wide-bandwidth envelope tracking power converter (usually standard buck converter) modulates the
supply voltage of the switched-mode RFPA, obtaining ideally an ampliﬁed replica of the input non-
constant envelope signal. Using an envelope tracking supply voltage with respect to the input signal*Correspondence to: Herminio Martinez-Garcia, Department of Electronics Engineering, Technical University 
of Catalonia (UPC), BarcelonaTech, Barcelona, Spain. 
†E-mail: herminio.martinez@upc.edu
Figure 1. (a) Envelope tracking system. (b) An output signal with ﬁxed and modulated supply voltages.
A. SABERKARI ET AL.will increase the overall efﬁciency in comparison to the ﬁxed supply. As it is illustrated in Figure 1(b),
for the case of constant supply voltage, the efﬁciency, which is proportional to ratio of the output signal
amplitude to the supply voltage, can be very low if the signal amplitude is low, degrading the total
efﬁciency to very low levels. In contrast, in the case of modulated supply voltage, thanks to the
signal tracking capability of the efﬁcient RFPA system, the overall efﬁciency will be enhanced.
One of the key challenges for a successful realization of such systems is that the required bandwidth
for the envelope path should be signiﬁcantly larger than the original signal bandwidth and, hence, a
wide-bandwidth envelope tracking switching power converter is needed. As a consequence, this
means a high switching frequency, which is detrimental to efﬁciency.
Several approaches have been proposed to address the tradeoff between the wide-bandwidth
tracking capability and the efﬁciency in the envelope ampliﬁer, including pulse-width modulated
(PWM) [3–5], accelerated PWM [6] or delta-sigma modulated buck converters [7], a single-ended
primary inductance converter (SEPIC) with average current-mode control [8], a cascade of buck and
boost converters [9], a digitally controlled converter [10], a multiphase converter [11], a three-level
[12, 13] or multilevel [14, 15] converters with ﬂying capacitors, and multiple input buck converters
[16, 17]. However, most of these approaches usually need complicated control systems. For
example, although the three-level buck converter with ﬂying capacitor for EER applications
presented in [12], has advantages regarding lower output ripples, higher efﬁciency, and bandwidth,
it needs an extra control circuitry for producing a constant voltage across the large ﬂying capacitor.
Otherwise, its performance will be degraded.
Recently, the hybrid schemes of switching mode DC–DC converter and linear regulator in several
combinations have been proposed in order to make a tradeoff between efﬁciency and bandwidth
[18–23]. The series approaches of switching and linear stages presented in [18–20] consist of a
standard and multilevel buck converter in series with a linear regulator, respectively. These
structures have high bandwidth for envelope tracking applications, but both of them provide lower
efﬁciency rather than conventional one stage buck converter because the whole load current ﬂowing
through the linear regulator causes high losses. The parallel scheme has been proposed as linear-
assisted switched-mode buck converters in [21–23]. In this approach, the low frequency part of the
envelope signal ﬂows through the switching DC–DC converter, and the high frequency part of the
signal is ampliﬁed by the linear stage, which can react faster to the transient events. However, in
DF BUCK CONVERTER FOR EER APPLICATIONS IN POWER SUPPLY OF RFPASorder to achieve a proper efﬁciency, one of the difﬁculties of this approach is the output combiner
block which causes a voltage drop between the input and output signals, resulting high power losses
[22]. Furthermore, the band separation technique presented in [23] depends on the employed
modulation and needs a complicated control system which results in more power losses and
degraded efﬁciency.
Double-frequency (DF) buck converter, shown in Figure 2, has been proposed for high voltage and
high power applications [24]. This paper proposes the use of DF buck converter structure to obtain
favorable tradeoffs in terms of efﬁciency, switching ripple, bandwidth, and tracking capability for
on-chip integrated power supply of RFPAs when it is compared with the counterparts standard
synchronous and three-level buck converters [25]. This structure is also suitable for energy
harvesting applications because of the mentioned tradeoffs. The rest of the paper is organized as
follows: Section 2 describes a brief review of the DF buck converter operation. Efﬁciency, output
ripple, switching frequency, and element sizes tradeoffs in the DF buck are discussed in section 3,
in comparison to the standard and three-level buck converters. Results, including the transient
response comparison of different buck converters, and conclusion are in sections 4 and 5, respectively.2. BRIEF REVIEW OF DF BUCK CONVERTER OPERATION
In standard and three-level (3-L) buck converters shown in Figure 3, the average currents ﬂowing
through the switches are as below:
Is ¼ DIL
Isd ¼ 1 Dð ÞIL
(1)
where D is the duty cycle of the switching control signals. In order to enhance the steady-state and
transient responses of the buck converter, the switching frequency should be increased, which
increases the switching losses and degrades the efﬁciency, dramatically.
In the DF buck converter, a controlled current source is added in parallel with the load to overcome
this problem. The power stage of the DF buck converter is shown in Figure 2. It consists of two buck
cells working at different frequencies; a high frequency buck (M1, M2, and L) to enhance the dynamic
performance, and a low frequency buck (M1a, M2a, and La) to improve the efﬁciency of the converter.
In our approach, MOSFET transistors are used for all four switches including the synchronous
rectiﬁers (M2 and M2a) in order to enhance the efﬁciency of the converter in low voltage operation.
The average currents ﬂowing through the high frequency switches of the DF buck are as below:
I ′s ¼ D IL  ILað Þ
I ′sd ¼ 1 Dð Þ IL  ILað Þ:
(2)Figure 2. Double-frequency (DF) buck converter.
Figure 3. (a) Standard synchronous, and (b) three-level buck converters.
A. SABERKARI ET AL.The currents through the high frequency switches are diverted through the low frequency ones, and
as it is obvious from (2), the power losses of high frequency switches are lower than those in the
standard and three-level buck converters. By choosing a proper ratio for the high and low
frequencies of control signals, the low frequency inductor current (ILa) follows the high frequency
one (IL) and, hence, the currents through the high frequency switches are nearly zero. Thus, the
converter can operate at very high frequency without degrading the efﬁciency, while its transient,
and steady-state behavior will be improved.3. PERFORMANCE TRADEOFFS IN DF BUCK CONVERTER
In this section, the expressions for the efﬁciency, output current and voltage ripples, and output
ﬁlter sizes are presented for the DF buck converter in comparison with the standard and three-
level ones.3.1. Efﬁciency
In order to analyze the efﬁciency of different buck converters, ﬁrst, their power losses must be
calculated. Because switching losses usually dominate the total loss, losses from the output capacitor
and inductor are ignored here. Therefore, the conduction and switching losses are considered which
form the total power loss of the buck converter. Additionally, a same turn-on (ton) and turn-off (toff)
times are assumed for all switches.
In the standard buck converter, the conduction and switching losses are as below [26]:
Pscon ¼ DVonIL
Pss ¼ 12 f sVinIL ton þ toff
 
Pdcon ¼ 1 Dð ÞVf IL
Psd ¼ 12 f sVinIL ton þ toff
 
(3)
where Pscon and Pss are the conduction and switching losses of the main switch (M1), and Pdcon and Psd
are the equivalent losses of the synchronous rectiﬁer (M2). Von and Vf are the conduction voltages ofM1
and M2, respectively, and fs is the switching frequency. If a proper design reduces the conduction
voltage of switches, the conduction losses can be neglected. Thus, the total switching losses of the
standard buck converter, Ps,std, is equal to:
Ps;std ¼ f sVinIL ton þ toff
 
: (4)
DF BUCK CONVERTER FOR EER APPLICATIONS IN POWER SUPPLY OF RFPASIn the DF buck converter, the average currents ﬂowing through the high frequency and low
frequency inductors are approximately 0.5ILa and (IL0.5ILa), respectively [24]. Hence, on the one
hand, the losses of the high frequency cell are as below:
Pscon;H ¼ 0:5DVonILa
Pss;H ¼ 14 f HVinILa ton þ toff
 
Pdcon;H ¼ 0:5 1 Dð ÞVf ILa
Psd;H ¼ 14 f HVinILa ton þ toff
 
(5)
where Pscon,H and Pss,H are the conduction and switching losses of the main switch (M1), and Pdcon,H
and Psd,H are the equivalent losses of the synchronous rectiﬁer (M2). In the same way, the losses of
the low frequency cell are:
Pscon;L ¼ DVon IL  0:5ILað Þ
Pss;L ¼ 12 f LVin IL  0:5ILað Þ ton þ toff
 
Pdcon;L ¼ 1 Dð ÞVf IL  0:5ILað Þ
Psd;L ¼ 12 f LVin IL  0:5ILað Þ ton þ toff
 
(6)
where Pscon,L and Pss,L are the conduction and switching losses of the main switch (M1a), and Pdcon,L
and Psd,L are the equivalent losses of the synchronous rectiﬁer (M2a). fH and fL are the switching
frequencies of high and low frequency buck cells, respectively. The total conduction loss of the DF
buck, which equals sum of the conduction losses of the high and low frequency cells, is
approximately the same as the standard buck. Additionally, because ILa is small in comparison with
the inductor average current, the switching loss of the high frequency cell can be neglected and the
total switching losses of the DF buck, Ps,DF, is equal to:
Ps;DF ¼ f LVinIL ton þ toff
 
: (7)
As it is obvious from (4) and (7), the efﬁciency of the DF buck is much better than the standard buck
because of its lower frequency, which is because of the diverting the current to the low frequency cell.
On the other hand, the conduction and switching losses of the three-level buck converter are as
below:
Pscon ¼ 2DVonIL
Pss ¼ 12 f s Vin  VCð ÞIL ton þ toff
  ¼ 1
4
f sVinIL ton þ toff
 
Pdcon ¼ 2 1 Dð ÞVf IL
Psd ¼ 12 f s Vin  VCð ÞIL ton þ toff
  ¼ 1
4
f sVinIL ton þ toff
 
(8)
where VC is the ﬂying capacitor voltage which equals Vin/2. The total conduction losses of the three-
level buck are twice the standard and DF buck converters. Additionally, the total switching losses of
the three-level buck, Ps,3-L, is as below:
Ps;3L ¼ 12 f sVinIL ton þ toff
 
: (9)
At the same output ripple, if we neglect the effect of conduction losses, the switching loss of the DF
buck will be lower than that of the three-level one by choosing fL<1/2 fs. Therefore, the efﬁciency of
A. SABERKARI ET AL.the DF buck depends on the low frequency buck cell. As a consequence, by lowering it, higher
efﬁciency can be obtained rather than three-level buck.
3.2. Ripple comparison
The high frequency inductor current ripple and the output voltage ripple for the DF buck converter are
as below:
ΔiDF ¼ Vin2Lf H
1 Dð ÞD
ΔvDF ¼ Vin
16LCf 2H
1 Dð ÞD:
(10)
The maximum ripples occur at the duty cycle equal to 0.5, and their values are given by:
ΔiDF;Max ¼ Vin8Lf H
ΔvDF;Max ¼ Vin
64LCf 2H
:
(11)
The low frequency inductor current ripple of the DF buck is as follows:
Δia;DF ¼ Vin4Laf L
D: (12)
As it can be seen, the output voltage and high frequency inductor current ripples of the DF buck
depend on fH (the high frequency cell) while its efﬁciency depends on fL.
For the standard buck converter, the ripples can be derived like (10) and (11) by substituting fs
instead of fH. Because of the fact that, increasing the switching frequency of the high frequency cell
does not affect the efﬁciency of DF, so the DF buck can have fewer ripples in comparison to the
standard buck at the same efﬁciency.
On the other hand, for the three-level buck, the ripples are equal to [12]:
Δi3L ¼ Vin2Lf s
0:5 Dð ÞD 0 < D < 0:5
Δi3L ¼ Vin2Lf s
1 Dð Þ D 0:5ð Þ 0:5 < D < 1
Δv3L ¼ Vin
32LCf 2s
0:5 Dð ÞD 0 < D < 0:5
Δv3L ¼ Vin
32LCf 2s
1 Dð Þ D 0:5ð Þ 0:5 < D < 1:
(13)
The maximum ripples occur at duty cycles equal to 0.25 and 0.75 as below:
Δi3L;Max ¼ Vin32Lf s
Δv3L;Max ¼ Vin
512LCf 2s
:
(14)
DF BUCK CONVERTER FOR EER APPLICATIONS IN POWER SUPPLY OF RFPASIn order to have a ripple comparison between different buck converters, the ripples of the DF buck in
(11) are rewritten based on the frequency ratio of high and low frequency cells, M, (fH=M fL), as
follows:
ΔiDF;Max ¼ Vin8Lf L
1
M
ΔvDF;Max ¼ Vin
64LCf 2L
1
M
 2
:
(15)
Figure 4 shows the normalized output voltage and current ripples versus different duty cycles of the
aforementioned buck converters for the same inductance and capacitance and for fs,std= fL=0.5fs,3-L.
Notice that the latter assumption is considered for comparing the output ripple of the buck
converters with the same efﬁciency for all types. As it can be seen, the output voltage and current
ripples of the DF buck are less than the standard buck for M≥ 2, and for M equal to or more than 6
and 8, the DF output voltage and current ripples are less than the three-level buck, respectively.
Notice that fL can be reduced to less than half of the switching frequency of the standard and three-
level buck converters to enhance the efﬁciency, and simultaneously, M can be increased to achieve
less output ripples in comparison to the mentioned converters. Indeed, having two degrees of
freedom in designing the DF buck helps to obtain high efﬁciency and low output ripples,
simultaneously.
3.3. Bandwidth
For a more fair comparison, open-loop bandwidths of standard, three-level, and dual-frequency buck
converters are calculated and compared in this section. Because the output ﬁlter (L and C) of
converters mentioned above are equal, so by replacing f c ¼ 1=2π
ﬃﬃﬃﬃﬃﬃ
LC
p
into the maximum voltage
ripple equations of the three converters considered here, the following relations can be derived:
ΔVstd;max ¼ π
2Vin
16
f c;stan
f s
 2
ΔVDF;max ¼ π
2Vin
16
f c;DF
f L
 2 1
M2
ΔV3L;max ¼ π
2Vin
128
f c;3L
f s
 2
:
(16)Figure 4. Normalized output voltage and current ripple comparison for different buck converters by consid-
ering the same efﬁciency condition.
A. SABERKARI ET AL.By assuming the same efﬁciency (that is, fs,std= fL=0.5fs,3-L) and same voltage ripples, the open-loop
bandwidth (fC) of these three converters can be obtained as below:
f c;3L ¼ 4
ﬃﬃﬃ
2
p
f c;std
f c;DF ¼
M
4
ﬃﬃﬃ
2
p f c;3L
f c;DF ¼ M f c;std:
(17)
As a result, for M equal to or greater than 2 and 6, the open-loop bandwidth of DF buck is
more than that of standard and three-level buck converters, respectively. Moreover, because it isFigure 5. Output voltage transient response comparison for: (a) load step-up from 5 to 10Ω; and (b) load
step-down from 10 to 5Ω.
Figure 6. (a) Steady-state output voltage ripple comparison and (b) steady-state output current ripple
comparison.
DF BUCK CONVERTER FOR EER APPLICATIONS IN POWER SUPPLY OF RFPASpossible to increase the high frequency of the DF buck without degrading the efﬁciency, the ﬁlter
element sizes can be reduced signiﬁcantly, and hence the open-loop bandwidth of the DF can be
increased.Figure 7. Power supply ripple for different types of buck converters.
Figure 8. Efﬁciency comparison of the three buck converters.
Figure 9. Test bench of the DF buck converter for evaluating the input signal tracking capability.
A. SABERKARI ET AL.4. RESULTS
In order to have a transient response comparison of the aforementioned buck converters, they
are simulated in HSPICE in BSIM3V3 0.35-μm CMOS process. All switches are realized byigure 10. (a) Time-varying PWM waveforms enabling the gates of switches and the output signals of the
ree buck converters and (b) frequency spectra of the output voltages for different buck converters withF
thtime-varying PWM.
DF BUCK CONVERTER FOR EER APPLICATIONS IN POWER SUPPLY OF RFPASMOS transistors with aspect ratios of 50μm/0.35μm, 4 ﬁngers, and 25 multipliers. The ﬁlter
elements of the converters are set to L=70μH and C=1μF while the load is R=10Ω. La is
set to 1mH. It is important to note that in order to have an appropriate operation of the low
buck cell, the value of the low frequency buck cell inductor, La, must be approximately, 10
times greater than that of the high frequency buck cell in the DF buck. The switching
frequency of the three-level buck is fs=200 kHz and that of the standard and the low
frequency cell of the DF buck converters is equal to the half of the fs (for the same
efﬁciency conditions), and M=10.Figure 11. (a) Output voltages of different buck converters using time-varying PWM by considering differ-
ent cut-off frequencies and (b) frequency spectra of the output voltages for different buck converters.
A. SABERKARI ET AL.The output voltage transient responses of the converters for load step-up and down are shown in
Figure 5. As it is obvious, the DF buck has the best transient response with lower overshoot and
undershoot. The transient ripples for standard, three-level, and DF buck converters are 390, 310, and
260mV, respectively. The steady-state output voltage and current ripples of the converters are shown
in Figure 6. The voltage ripples of the DF, three-level, and standard buck converters are 1, 4, and
25mV, respectively. Also the output current ripples are 8, 12, and 42mA, respectively for the
aforementioned converters. Therefore, for the same efﬁciency conditions, the DF buck has lower
output ripple rather than others meaning that the DF buck has the best performance from this point
of view.
The ripple rejection ratio of the regulators, which is measured as power supply ripple (PSR), is the
criterion of rejecting the input voltage ripple at the output. Generally, this parameter shows the gain
from the supply voltage (Vin in Figures 2 and 3) to the output as follows:
PSR ¼ 20 log output ripple
input ripple
 
: (18)
Obviously, the lower PSR is desirable. In order to measure this parameter for the aforementioned
converters by considering the same efﬁciency and ﬁlter element sizes, a sinusoidal voltage with
amplitude of 200mV and frequency of fm=10KHz is added to the 2.5-VDC input voltage, and
Figure 7 shows the output ripples for different buck converters. It is obvious that the DF buck
converter has the best response with 80-mV output ripple corresponding to 7.96dB ripple
rejection. The output ripple for three-level and standard buck converters is 90 and 180mV,
respectively, which is equivalent to a ripple rejection of 6.94 and 0.91 dB.
The efﬁciency comparison of the converters for different output power levels by considering the
same output voltage ripples and ﬁlter element sizes for all converters (fs,std=100kHz, fL,DF=10kHz,
and fs,3-L=36kHz) and M=10 for DF buck is illustrated in Figure 8.Figure 12. The input and output signals of different buck converters with a multi-tone time-varying modu-
lation input signal as a candidate for non-constant envelope WCDMA.
DF BUCK CONVERTER FOR EER APPLICATIONS IN POWER SUPPLY OF RFPASAs it is obvious, the efﬁciency of the DF buck is higher than that of the standard one because of its
lower frequency of the low frequency buck cell. Additionally, the DF efﬁciency is a bit higher than that
of the three-level buck which is because of its lower conduction losses and a bit lower switching
frequency of the low frequency cell. Therefore, for the same output voltage ripples and ﬁlter
elements, the efﬁciency of the DF buck is higher than that of others leading to a perfect performance
of the DF buck converter.
In the case that fL,DF is set to the half of fs,3-L, the switching losses of both converters are the same,
and the little difference is because of the amount of their conduction losses. Hence, we expect an
approximately equal efﬁciency for both of them.
For EER applications, the basis of buck converter operation is as envelope tracking ampliﬁer.
Therefore, it is interested to compare the performance of different buck converters under time-
varying modulation signals by applying time-varying PWM. The test bench of the DF buck
converter used for evaluating the single and multi-frequency sinusoidal signal tracking capability
is shown in Figure 9. First, a sinusoidal waveform with fm=7kHz is applied as a modulation
signal and the same efﬁciency condition, and ﬁlter element sizes are considered for all types of
converters. Figure 10(a) illustrates the PWM signals and output voltages of different buck
converters. As it is expected, in all cases, the output voltages vary from 0 to Vin and can track
the modulation signal, but with different ripples. In order to have a better ripple comparison,Figure 13. The spectra of input and output signals of different buck converters with a multi-tone input signal
as a candidate for non-constant envelope WCDMA.
A. SABERKARI ET AL.Figure 10(b) shows the frequency spectra of output voltages for different buck converters with
modulated PWM, and as it can be seen, the switching harmonics of the DF buck are
signiﬁcantly smaller, which is 16 dB lower than the three level and 40 dB lower than the standard
buck converter.
On the other hand, the DF buck is capable to support and track time-varying modulation sinusoidal
waveforms with higher frequencies (fm) rather than the two other buck converters. This aspect
indicates a higher slew-rate for the DF buck. In fact, the low frequency buck cell of the DF buck
converter tracks the low frequency part of the envelope (time-varying modulation) signal and the
high frequency buck cell tracks the high frequency counterpart. In order to provide a comparison,
sinusoidal signals with fm equals to the bandwidth or cut-off frequency of each converter (fC) are
applied to produce the corresponding PWM signals. Switching frequencies are chosen so that the
same efﬁciency condition is obtained for all types of the buck converters (fs,std=100 kHz,
fL,DF=100kHz, fs,3-L=200kHz, and M=10 for DF buck). The cut-off frequencies are chosen to have
a same level of fundamental signal, second, and third harmonics at the spectrum of the output
voltages (for more fair comparison). Thus, the higher the cut-off frequency is, the higher the slew-
rate is, for the same amplitude of output signals. The frequency spectra and the time domain of
output voltages for the different buck converters are illustrated in Figure 11, by choosing fC, and
hence fm, equals 25 kHz, 50 kHz, and 150 kHz for the standard, three-level, and DF buck converters,
respectively. As it is obvious, the fundamental, second, and third harmonics of the output voltages
are the same. Furthermore, the DF buck can track a sinusoidal signal with higher frequency rather
than the other converters.
In order to evaluate the non-constant envelope tracking capability of the aforementioned
converters, two comparisons are performed. For this purpose, two multi-tone signals, one of them
with 64 logarithmic distributed frequency components in the range of 100Hz to 3.2MHz (as a
candidate for WCDMA) and another one with 77 logarithmic distributed frequency components in
the range of 100Hz to 20MHz (as a candidate for LTE), are applied as time-varying modulationFigure 14. The input and output signals of different buck converters with a multi-tone time-varying modu-
lation input signal as a candidate for non-constant envelope LTE.
DF BUCK CONVERTER FOR EER APPLICATIONS IN POWER SUPPLY OF RFPASsignals to produce the time-varying PWM and excite the switches of the buck converters. The cut-off
frequencies of all converters for these two signals are set to 10MHz and 30MHz, respectively, and
the same efﬁciency condition is considered for choosing the switching frequencies (fs,std=15MHz,
fL,DF=15MHz, fs,3-L=30MHz, andM=6 for DF buck in the ﬁrst case, fs,std=40MHz, fL,DF=40MHz,
fs,3-L=80MHz, andM=6 for DF buck in the second case). It is noted that the relation between the input
signal bandwidth, the cut-off frequency, and the switching frequency for a buck converter in
EER applications is addressed in [27]. Figure 12 illustrates the time domain input and output
signals for the ﬁrst case. As it can be seen, the DF buck can track the input signal without any
signiﬁcant ripple, while the three-level buck has some ripple and that of the standard buck is
signiﬁcantly high. Additionally, the spectra of input and output signals of the converters for the ﬁrst
case, shown in Figure 13, indicate that the standard and three-level buck converters suffer more from
switching harmonics rather than the DF buck. On the other hand, the time domain signals for the
second case with extra high bandwidth, shown in Figure 14, indicate that the standard buck cannot
track the input signal; the three-level one can track with signiﬁcant ripples, while the DF operation is
well. Furthermore, the spectra of input and output signals for the second case, depicted in Figure 15,
indicate less switching harmonics for the DF buck converter in comparison to the other converters.Figure 15. The spectra of input and output signals of different buck converters with a multi-tone input signal
as a candidate for non-constant envelope LTE.
A. SABERKARI ET AL.5. CONCLUSION
Using the DF buck converter structure as a candidate topology for integrated power supply of RFPAs
and EER applications is proposed in this paper. Diverting the high frequency current to the low
frequency cell in the DF buck, will result in obtaining favorable tradeoffs in terms of efﬁciency,
switching ripple, bandwidth, and envelope tracking capability. It is shown that having two degrees
of freedom in designing the DF buck helps to obtain high efﬁciency and low output ripples,
simultaneously. Performance analysis is done with regards to the mentioned indexes, and the results,
validated in HSPICE in BSIM3V3 0.35-μm CMOS process, reveal the advantages of the
aforementioned buck in comparison to the standard and three-level buck converters.REFERENCES
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